University of BRISTOL Repository of Scholarly Eprints banner
skip menus | ROSE | IRIS | University research | help 

Please use this identifier to cite or link to this item: http://hdl.handle.net/1983/1536
This item has been peer reviewedThis item has been published

Files in This Item:

File Description SizeFormat
Zhang_IEEE_FPL09.pdfAccompanying conference presentation1.25 MBAdobe PDFView/Open
Zhang_IEEE_FPL09_Aug2009.pdfConference paper1.06 MBAdobe PDFView/Open
Title: A biophysically accurate floating point somatic neuroprocessor
Author(s): Zhang, Y
Nunez-Yanez, JL
McGeehan, JP
Regan, EM
Kelly, S
Publication or creation date: Aug-2009
Publisher: Institute of Electrical and Electronics Engineers (IEEE)
Terms of Use: Copyright © 2009 IEEE. Reprinted from International Conference on Field Programmable Logic and Applications, 2009 (FPL 2009). This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of the University of Bristol's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to pubs-permissions@ieee.org. By choosing to view this document, you agree to all provisions of the copyright laws protecting it.
Abstract: Biophysically accurate neuron models have emerged as a very useful tool for neuroscience research. These models are based on solving differential equations that govern membrane potentials and spike generation. The level of detail that needs to be presented in the model to accurately emulate the behaviour of an organic cell is still an open question, although the timing of the spikes is considered to convey essential information. Models targeting hardware are traditionally based on fixed point implementations and low precision algorithms which incur a significant loss of information. This, in turn, could affect the functionality of a bioelectronic neuroprocessor in an undefined way. In this paper, a 32-bit floating point reconfigurable somatic neuroprocessor is presented targeting an FPGA device for real-time processing. For each individual neuron, the dynamics of ionic channels are described by a set of first order kinetic equations. A dedicated CORDIC unit is developed to solve the nonlinear functions that regulate spike generation. The results have been verified using an experimental setup that combines an FPGA device and a digital-to-analogue converter.
Subject keywords: neuroprocessor
floating point
neuron models
Name of conference: International Conference on Field Programmable Logic and Applications
Conference place: Prague, Czech Republic
Journal title: International Conference on Field Programmable Logic and Applications, 2009 (FPL 2009)
Pages from: 26
Pages to: 31
ISBN: 9781424438921
ISSN: 19461488
Sponsors: Sponsor acknowledgments for Oversea Research Student Award (ORSAS) and Postgraduate Research Award of University of Bristol and funding supplied by the Micron Foundation (USA)
Additional information: With accompanying conference presentation
Alternative location(s): http://dx.doi.org/10.1109/FPL.2009.5272558
Document type: Conference contribution
Appears in Collections:Signal Processing
Communication Systems and Networks

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.